Welcome Guest. Please Login or Register. Apr 5th, 2018, 10:32pm
ATTENTION MEMBERS: Conforums will be closing it doors and discontinuing its service on April 15, 2018. Ad-Free has been deactivated. Outstanding Ad-Free credits will be reimbursed to respective payment methods.
If you require a dump of the post on your message board, please come to the support board and request it.
This is a superset of the ASMLIB library and supports SSE2 instructions in addition to the CMOV and SSE instructions. The new instructions supported include:
SIMD floating-point instructions operating on two 64-bit 'doubles'. SIMD integer instructions operating on the extended (XMM) registers. New MMX instructions provided with SSE2 (paddq, psubq, pmuludq). Miscellaneous SSE2 instructions (clflush, lfence, mfence, pause).To test for the availability of SSE2 instructions use:
Code:
IF FN_cpuid(1, cpuid{}) IF cpuid.D% AND &4000000 THEN
REM SSE2 instructions available
ELSE
REM SSE2 instructions not available
ENDIF
Logged